## INTEGRATED CIRCUITS

# DATA SHEET



## PCA9544

4-channel I<sup>2</sup>C multiplexer with interrupt logic

Product data sheet Supersedes data of 2002 Jul 26





## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544



#### **FEATURES**

- 1-of-4 bi-directional translating multiplexer
- I<sup>2</sup>C interface logic; compatible with SMBus
- 4 Active LOW Interrupt Inputs
- Active LOW Interrupt Output
- 3 address pins allowing up to 8 devices on the I<sup>2</sup>C-bus
- Channel selection via I<sup>2</sup>C-bus
- Power up with all multiplexer channels deselected
- Low Rds<sub>ON</sub> switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low stand-by current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant Inputs
- 0 kHz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per JESD22-A115 and 1000 V per JESD22-C101
- Latchup testing is done to JESDEC Standard JESD78 which exceeds 100 mA
- Three packages offered: SO20, TSSOP20, and HVQFN20

#### **DESCRIPTION**

The PCA9544 is a 1-of-4 bi-directional translating multiplexer, controlled via the  $\rm I^2C$ -bus. The SCL/SDA upstream pair fans out to four SCx/SDx downstream pairs, or channels. Only one SCx/SDx channel is selected at a time, determined by the contents of the programmable control register. Four interrupt inputs,  $\overline{\rm INT0}$  to  $\overline{\rm INT3}$ , one for each of the SCx/SDx downstream pairs, are provided. One interrupt output,  $\overline{\rm INT}$ , which acts as an AND of the four interrupt inputs, is provided.

A power-on reset function puts the registers in their default state and initializes the I<sup>2</sup>C state machine with no channels selected.

The pass gates of the multiplexer are constructed such that the  $V_{DD}$  pin can be used to limit the maximum high voltage which will be passed by the PCA9544. This allows the use of different bus voltages on each SCx/SDx pair, so that 1.8 V, 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ATURE RANGE ORDER CODE		DRAWING NUMBER
20-Pin Plastic SO	–40 °C to +85 °C	PCA9544D	PCA9544D	SOT163-1
20-Pin Plastic TSSOP	–40 °C to +85 °C	PCA9544PW	PCA9544	SOT360-1
20-Pin Plastic HVQFN	–40 °C to +85 °C	PCA9544BS	9544	SOT662-1

Standard packing quantities and other packaging data are available at www.standardproducts.philips.com/packaging. I<sup>2</sup>C is a trademark of Philips Semiconductors Corporation.

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

### PIN CONFIGURATION — SO, TSSOP




Figure 1. Pin configuration — SO, TSSOP

### PIN CONFIGURATION — HVQFN




Figure 2. Pin configuration — HVQFN

## **PIN DESCRIPTION**

SO, TSSOP PIN NUMBER	HVQFN PIN NUMBER	SYMBOL	FUNCTION
1	19	A0	Address input 0
2	20	A1	Address input 1
3	1	A2	Address input 2
4	2	ĪNT0	Active LOW interrupt input 0
5	3	SD0	Serial data 0
6	4	SC0	Serial clock 0
7	5	ĪNT1	Active LOW interrupt input 1
8	6	SD1	Serial data 1
9	7	SC1	Serial clock 1
10	8	V <sub>SS</sub>	Supply ground
11	9	ĪNT2	Active LOW interrupt input 2
12	10	SD2	Serial data 2
13	11	SC2	Serial clock 2
14	12	ĪNT3	Active LOW interrupt input 3
15	13	SD3	Serial data 3
16	14	SC3	Serial clock 3
17	15	ĪNT	Active LOW interrupt output
18	16	SCL	Serial clock line
19	17	SDA	Serial data line
20	18	V <sub>DD</sub>	Supply voltage

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

### **BLOCK DIAGRAM**




Figure 3. Block diagram

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

#### **DEVICE ADDRESSING**

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9544 is shown in Figure 4. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




Figure 4. Slave address

The last bit of the slave address defines the operation to be performed. When set to logic 1, a read is selected while a logic 0 selects a write operation.

### **CONTROL REGISTER**

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9544 which will be stored in the Control Register. If multiple bytes are received by the PCA9544, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.




Figure 5. Control register

### **CONTROL REGISTER DEFINITION**

A SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9544 has been addressed. The 3 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, it will become active after a stop condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

Table 1. Control Register; Write — Channel Selection/ Read — Channel Status

INT3	INT2	INT1	INT0	D3	B2	B1	B0	COMMAND
Х	Х	Х	Х	Х	0	Х	Х	No channel selected
Х	Х	Х	Х	Х	1	0	0	Channel 0 enabled
Х	Х	Х	Х	Х	1	0	1	Channel 1 enabled
Х	Х	Х	Х	Х	1	1	0	Channel 2 enabled
Х	Х	Х	Х	Х	1	1	1	Channel 3 enabled
0	0	0	0	0	0	0	0	No channel selected; power-up default state

#### INTERRUPT HANDLING

The PCA9544 provides 4 interrupt inputs, one for each channel and one open drain interrupt output. When an interrupt is generated by any device, it will be detected by the PCA9544 and the interrupt output will be driven LOW. The channel need not be active for detection of the interrupt. A bit is also set in the control byte. Bits 4-7 of the control byte correspond to channels 0 – 3 of the PCA9544, respectively. Therefore, if an interrupt is generated by any device connected to channel 2, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master can then address the PCA9544 and read the contents of the control byte to determine which channel contains the device generating the interrupt. The master can then reconfigure the PCA9544 to select this channel, and locate the device generating the interrupt and clear it. The interrupt clears when the device originating the interrupt clears.

It should be noted that more than one device can be providing an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs may be used as general purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to  $V_{\mbox{\scriptsize DD}}$  through a pull-up resistor.

Table 2. Control Register Read — Interrupt

INT3	INT2	INT1	INT0	D3	B2	B1	B0	COMMAND									
×	Х	Х	0	0 X		Х	Х	No interrupt on channel 0									
	^	^	1	^			Interrupt on channel 0										
×	х	0	х	х	х	х	х	No interrupt on channel 1									
	^	1	٨	^	^			Interrupt on channel 1									
×	0	х	х	х	х	×	х	No interrupt on channel 2									
	1	^	X X X X X		^	^	Interrupt on channel 2										
0	Y	х	Х			X	Ţ	_	_	v	Х	х	Х	No interrupt on channel 3			
1	_ ×	Х	Х	Х	Х	Х	Х	Х	Х	Х	Λ	Λ	Λ	Λ	Λ	^	Interrupt on channel 3

**NOTE:** Several interrupts can be active at the same time. Ex: INT3 = 0, INT2 = 1, INT1 = 1, INT0 = 0, means that there is no interrupt on channels 0 and 3, and there is interrupt on channels 1 and 2.

#### **POWER-ON RESET**

When power is applied to  $V_{DD}$ , an internal Power On Reset holds the PCA9544 in a reset state until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9544 registers and  $I^2C$  state machine are initialized to their default states, all zeroes causing all the channels to be deselected.

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

#### **VOLTAGE TRANSLATION**

The pass gate transistors of the PCA9544 are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that will be passed from one I<sup>2</sup>C-bus to another.




Figure 6. V<sub>pass</sub> voltage

Figure 6 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in the DC Characteristics section of this datasheet). In order for the PCA9544 to act as a voltage translator, the  $V_{pass}$  voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then  $V_{pass}$  should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 6, we see that  $V_{pass}$  (max.) will be at 2.7 V when the PCA9544 supply voltage is 3.5 V or lower so the PCA9544 supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 13).

More Information can be found in Application Note AN262 PCA954X family of  $I^2C/SMBus$  multiplexers and switches.

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

#### CHARACTERISTICS OF THE I<sup>2</sup>C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 7).




Figure 7. Bit transfer

#### Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 8).

### System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 9).




Figure 8. Definition of start and stop conditions




Figure 9. System configuration

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

#### **Acknowledge**

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Figure 10. Acknowledgement on the I<sup>2</sup>C-bus




Figure 11. WRITE control register




Figure 12. READ control register

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

### **TYPICAL APPLICATION**




Figure 13. Typical application

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

## ABSOLUTE MAXIMUM RATINGS1, 2

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{DD}$	DC supply voltage		-0.5 to +7.0	V
VI	DC input voltage		-0.5 to +7.0	V
II	DC input current		±20	mA
I <sub>O</sub>	DC output current		±25	mA
I <sub>DD</sub>	Supply current		±100	mA
I <sub>SS</sub>	Supply current		±100	mA
P <sub>tot</sub>	total power dissipation		400	mW
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C
T <sub>amb</sub>	Operating ambient temperature		-40 to +85	°C

#### NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
  device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
  absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

### DC CHARACTERISTICS

 $V_{DD}$  = 2.3 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified. (See page 10 for  $V_{DD}$  = 3.6 V to 5.5 V)

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNIT
STWIDUL	FARAIVIETER	TEST CONDITIONS	MIN	TYP	MAX	1 UNI
upply	•			•	•	
$V_{DD}$	Supply voltage		2.3	_	3.6	V
I <sub>DD</sub>	Supply current	Operating mode; $V_{DD} = 3.6 \text{ V}$ ; no load; $V_{I} = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$	_	40	100	μА
I <sub>stb</sub>	Standby current	Standby mode; $V_{DD} = 3.6 \text{ V}$ ; no load; $V_{I} = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 0 \text{ kHz}$	_	25	100	μΑ
$V_{POR}$	Power-on reset voltage	no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	_	1.6	2.1	V
put SCL; inp	out/output SDA	•				
V <sub>IL</sub>	LOW-level input voltage		-0.5		0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	_	6	V
	LOW lovel output ourrent	V <sub>OL</sub> = 0.4 V	3	_	_	-m /
$I_{OL}$	LOW-level output current	V <sub>OL</sub> = 0.6 V	6		_	m/
ΙL	Leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1		+1	μΑ
C <sub>i</sub>	Input capacitance	$V_{I} = V_{SS}$		12	13	pF
elect inputs	A0 to A2 / INTO to INT3			•		•
V <sub>IL</sub>	LOW-level input voltage		-0.5	<u> </u>	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
I <sub>LI</sub>	Input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	_	+1	μΑ
Ci	Input capacitance	$V_I = V_{SS}$	_	1.6	3	рF
ss Gate		•				
В	Curital registeres	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } V_{O} = 0.4 \text{ V; } I_{O} = 15 \text{ mA}$	5	20	30	
$R_{ON}$	Switch resistance	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V; } V_{O} = 0.4 \text{V; } I_{O} = 10 \text{ mA}$	7	26	55	Ω
		$V_{swin} = V_{DD} = 3.3 \text{ V}; I_{swout} = -100 \mu\text{A}$	_	2.2	_	
\ /	Conitals and and coaltage	$V_{swin} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V; } I_{swout} = -100 \mu\text{A}$	1.6	_	2.8	<sub>v</sub>
$V_{Pass}$	Switch output voltage	$V_{swin} = V_{DD} = 2.5 \text{ V; } I_{swout} = -100 \mu\text{A}$		1.5	<u> </u>	1 '
		$V_{swin} = V_{DD} = 2.3 \text{ V to } 2.7 \text{ V; } I_{swout} = -100 \mu\text{A}$	1.1	_	2.0	1
IL	Leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	_	+1	μΑ
C <sub>io</sub>	Input/output capacitance	V <sub>I</sub> = V <sub>SS</sub>	_	3	5	pF
T Output						
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	Ι –	<u> </u>	m/
Іон	HIGH-level output current				+100	μΑ

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

### **DC CHARACTERISTICS**

 $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V; } V_{SS} = 0 \text{ V; } T_{amb} = -40 \text{ °C to } +85 \text{ °C; unless otherwise specified. (See page 9 for } V_{DD} = 2.3 \text{ V to } 3.6 \text{ V)}$ 

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNIT
STWIBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	ONII
Supply						
$V_{DD}$	Supply voltage		3.6	_	5.5	V
I <sub>DD</sub>	Supply current	Operating mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_{I} = V_{DD} \text{ or } V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$	_	575	600	μА
I <sub>stb</sub>	Standby current	Standby mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_{I} = V_{DD} \text{ or } V_{SS}$ ; $f_{SCL} = 0 \text{ kHz}$	_	130	300	μΑ
V <sub>POR</sub>	Power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	_	1.7	2.1	V
Input SCL; in	put/output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	_	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	_	6	V
la.	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	_	_	mA
l <sub>OL</sub>	LOVV-level output current	V <sub>OL</sub> = 0.6 V	6	_	_	mA
I <sub>IL</sub>	LOW-level input current	$V_I = V_{SS}$	-10	_	+10	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD}$	_	_	100	μΑ
C <sub>i</sub>	Input capacitance	$V_I = V_{SS}$	_	12	13	pF
Select inputs	A0 to A2 / INTO to INT3					
V <sub>IL</sub>	LOW-level input voltage		-0.5	_	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
ILI	Input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	_	+50	μΑ
C <sub>i</sub>	Input capacitance	$V_I = V_{SS}$	_	2	5	pF
Pass Gate						
R <sub>ON</sub>	Switch resistance	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}; V_{O} = 0.4 \text{ V}; I_{O} = 15 \text{ mA}$	4	11	24	Ω
V <sub>Pass</sub>	Switch output voltage	$V_{swin} = V_{DD} = 5.0 \text{ V}; I_{swout} = -100 \mu\text{A}$		3.5	_	V
▼ Pass	Owner output voltage	$V_{swin} = V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}; I_{swout} = -100 \mu\text{A}$	2.6	_	4.5	V
ΙL	Leakage current	$V_I = V_{DD}$ or $V_{SS}$	-10	_	+100	μΑ
C <sub>io</sub>	Input/output capacitance	$V_I = V_{SS}$	_	3	5	pF
INT Output						
l <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	_	_	mA
I <sub>OH</sub>	HIGH-level output current				+100	μΑ

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

### **AC CHARACTERISTICS**

SYMBOL	PARAMETER		RD-MODE -BUS	FAST-M I <sup>2</sup> C-B		UNIT
		MIN	MAX	MIN	MAX	1
t <sub>pd</sub>	Propagation delay from SDA to SD <sub>n</sub> or SCL to SC <sub>n</sub>	_	0.31	_	0.31	ns
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	_	1.3	_	μs
t <sub>HD;STA</sub>	Hold time (repeated) START condition After this period, the first clock pulse is generated	4.0	_	0.6	_	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	_	1.3	_	μs
tHIGH	HIGH period of the SCL clock	4.0	_	0.6	_	μs
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	4.7	_	0.6	_	μs
t <sub>SU;STO</sub>	Set-up time for STOP condition	4.0	_	0.6	_	μs
t <sub>HD;DAT</sub>	Data hold time	0 <sup>2</sup>	3.45	02	0.9	μs
t <sub>SU;DAT</sub>	Data set-up time	250	_	100	_	ns
t <sub>R</sub>	Rise time of both SDA and SCL signals	_	1000	$20 + 0.1C_b^3$	300	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals	_	300	$20 + 0.1C_b^3$	300	μs
C <sub>b</sub>	Capacitive load for each bus line	_	400	_	400	μs
t <sub>SP</sub>	Pulse width of spikes which must be suppressed by the input filter		50	_	50	ns
t <sub>VD:DATL</sub>	Data valid (HL)	_	1	_	1	μs
t <sub>VD:DATH</sub>	Data valid (LH)	_	0.6	_	0.6	μs
t <sub>VD:ACK</sub>	Data valid Acknowledge	_	1	_	1	μs
ĪNT						
t <sub>iv</sub>	INTn to INT active valid time	_	4	_	4	μs
t <sub>ir</sub>	INTn to INT inactive delay time		2	_	2	μs
$L_pwr$	LOW level pulse width rejection or INTn inputs	10	_	1	_	ns
H <sub>pwr</sub>	HIGH level pulse width rejection or INTn inputs	500	_	500	_	ns

- Pass gate propagation delay is calculated from the 20 Ω typical R<sub>ON</sub> and and the 15 pF load capacitance.
   A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
   C<sub>b</sub> = total capacitance of one bus line in pF.





Figure 14. Definition of timing on the I<sup>2</sup>C-bus

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

## SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055		0.043 0.039	0.01	0.01	0.004	0.035 0.016	o°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE	
	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013			<del>-99-12-27</del> 03-02-19


## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

## TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1





### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	c	D <sup>(1)</sup>	E <sup>(2)</sup>	ψ	HE	L	Lp	Q	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFEF	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT360-1		MO-153			<del>-99-12-27</del> 03-02-19

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

## HVQFN20: plastic thermal enhanced very thin quad flat package; no leads; 20 terminals; body $5 \times 5 \times 0.85 \text{ mm}$

SOT662-1



#### Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT662-1		MO-220				<del>-01-08-08</del> 02-10-22

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544

## **REVISION HISTORY**

Rev	Date	Description
_10	20040929	Product data sheet (9397 750 14113). Supersedes data of 2002 Jul 26 (9397 750 10162).  Modifications:
		Table 1 "Control Register; Write—Channel Selection / Read—Channel Status" on page 5: add 'No channel selected; power-up default state' row to bottom of table.
_9	20020726	Product data (9397 750 10162). ECN 853-2178 28672 of 20 February 2002. Supersedes data of 2002 Feb 20.
_8	20020220	

## 4-channel I<sup>2</sup>C multiplexer with interrupt logic

PCA9544



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

#### Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup> [3]	Definitions
I	Objective data sheet	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data sheet	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data sheet	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Published in the U.S.A.

Date of release: 09-04

Document number: 9397 750 14113

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

<sup>[3]</sup> For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.